Abstract:
Recently, the area of reconfigurable computing has received considerable interest in both its forms; the FPGA and coarse grain hardware. Since the field is still in its infancy, it is important to perform hardware analysis and evaluation of certain key applications on target reconfigurable architectures to identify potential limitations and improvements. This paper presents analysis of the Advanced Encryption Standard (Rijndael), which is then implemented on a coarse grain reconfigurable platform (MorphoSys). We provide details of mapping Rijndael and present an analysis to highlight the apparent bottlenecks. We suggest methods of upgrading and enhancing the MorphoSys hardware accordingly. ©2006 IEEE.