AUB ScholarWorks

Browsing by Subject "VHDL (Computer hardware description language)$Verilog (Computer hardware description language)$Integrated circuits -- Design and construction.$Integrated circuits -- Verification.$Integrated circuits -- Testing.$Integrated circuits -- Computer-aided design.$Aspect-oriented programming."

Browsing by Subject "VHDL (Computer hardware description language)$Verilog (Computer hardware description language)$Integrated circuits -- Design and construction.$Integrated circuits -- Verification.$Integrated circuits -- Testing.$Integrated circuits -- Computer-aided design.$Aspect-oriented programming."

Sort by: Order: Results:

  • RTL level verification - 
    Safieddine, Maya Haidar, (2017)
    Design-for-Test, Logic Built-in Self Test, memory technology mapping and clocking concerns require team-months of verification time as they traditionally happen at gate level where concerns are highly coupled and verification ...

Search AUB ScholarWorks

Browse

My Account