Hamadeh, Haytham Hussein
(2008)
This thesis describes the architecture of a dynamically reconfigurable, multi-po rted register file for soft processor cores. The register file is designed using block RAMs found in high-density FPGAs like the Xilinx ...