dc.contributor.author |
Hamadeh, Haytham Hussein |
dc.date.accessioned |
2012-06-13T07:11:19Z |
dc.date.available |
2012-06-13T07:11:19Z |
dc.date.issued |
2008 |
dc.identifier.uri |
http://hdl.handle.net/10938/7665 |
dc.description |
Thesis (M.E.)--American University of Beirut, Dept. of Electrical and Computer Engineering, 2008.;"Advisor : Dr. Mazen Saghir, Assistant Professor , Department of Electrical and Computer Engineering--Member of Committee : Dr. Ayman Kayssi, Professor , Dep |
dc.description |
Bibliography : leaves 89-91. |
dc.description.abstract |
This thesis describes the architecture of a dynamically reconfigurable, multi-po rted register file for soft processor cores. The register file is designed using block RAMs found in high-density FPGAs like the Xilinx Virtex-4. The latency of the register |
dc.format.extent |
xvi, 89 leaves : ill. 30 cm. |
dc.language.iso |
eng |
dc.relation.ispartof |
Theses, Dissertations, and Projects |
dc.subject.classification |
ET:005131 AUBNO |
dc.subject.lcsh |
Adaptive computing systems |
dc.subject.lcsh |
Microprocessors |
dc.title |
A dynamically reconfigurable register file for soft processor cores architecture and characteristics - by Haytham Hussein Hamadeh |
dc.type |
Thesis |
dc.contributor.department |
American University of Beirut. Faculty of Engineering and Architecture. Department of Electrical and Computer Engineering |